Optimize Your z/OS Environment for Availability & Cost Efficiency with IntelliMagic Vision

IntelliMagic Vision ensures that your z/OS Systems environment is optimized for performance and optimized for cost efficiency, all in the same solution.

View the following video for an example of that visibility.

Identify MLC Reduction Opportunities in Your Environment

CPU cycles spent waiting for data and instructions to be staged into Level 1 processor cache make up a significant portion of CPU consumption on z13, z14, and z15 processor architectures. This highlights the importance of having excellent visibility into processor cache metrics so that you can identify any potential opportunities to improve cache efficiency and thus reduce CPU.

Often sites that have optimized other aspects of their environments for MLC savings are still able to find significant savings through processor cache optimization.

Using IntelliMagic Vision, you have the option to take advantage of IntelliMagic experts who will consult with you about your unique environment and determine if potential MLC savings are possible. Many sites of all sizes have found significant MLC reduction opportunities through this assessment.

Distribution of Cycles per Instruction

Cycles Per Instruction can be divided into “Instruction Complexity CPI”, the area above the blue line that reflects “productive” cycles executing the instructions in a business workload, and “Finite CPI”, the area below the blue line that represents “unproductive” CPU cycles spent waiting for data and instructions to be staged from processor cache or memory into Level 1 cache.

These “waiting on cache” cycles represent a very significant portion of overall CPI and shows the magnitude of the potential opportunity for CPU and MLC reduction if improvements in processor cache efficiency can be achieved.

Distribution of Cycles per Instruction

Relative Nest Intensity (RNI) by System

Relative Nest Intensity (RNI) by System

RNI quantifies how deep into the shared processor cache & memory hierarchy (called the nest) the processor needs to go to retrieve data and instructions when they are not present in Level 1 cache.

RNI is used (along with Level 1 Miss Percentage) to categorize a workload as High, Medium, or Low in the demand it places on the processor cache hierarchy. This workload classification is used to select the appropriate estimate of relative processor capacity from the IBM Large Systems Performance Reference (LSPR) chart.

Finite CPI by Logical Processor

One characteristic of a workload that is important to be aware of is the increase in Finite CPI (“waiting cycles”) for the work not executing on Vertical High logical CPs. This “penalty” reflects the negative impact of contention for processor cache from workloads belonging to other LPARs. If there is a significant penalty, it is immediately apparent on this chart as reflected by a big gap in values separating the Vertical Highs from the Vertical Mediums and Lows.

Finite CPI by Logical Processor

MIPS by Polarity

MIPS by Polarity

Another important consideration to combine with the Finite CPI “penalty” is the size of the work that is not executing on Vertical Highs. This view quantifies the workload MIPS executing on Vertical Mediums (in blue) and Vertical Lows (in red).

Engine Dispatch Analysis

This Engine Dispatch Analysis view is regularly recommended in conference presentations, combining four variables to consider in managing LPAR configurations.

  • Number of physical CPs on the CPC (in yellow)
  • Number of logical CPs for the selected LPAR (in blue)
  • LPAR guaranteed share (in green), which is a function of the LPAR weight and the number of physical CPs
  • Actual CPU consumption in units of CPs (in red)

Work runs most efficiently (from a processor cache perspective) when it runs within its LPAR share, because then it executes on VHs and VMs, and it avoids use of vertical lows except for occasional workload spikes.

Engine Dispatch Analysis

Complete Reports for 4-Hour Rolling Average

Complete Reports for 4-Hour Rolling Average

In addition to processor cache efficiency considerations which may help reduce overall CPU, another important area of analysis when seeking to reduce MLC expense is identification of the workloads executing during the monthly peak. In this example, work executing during the 3-4 AM interval (blue line) drove the peak 4HRA that occurred around 6 AM.

Dynamic Drilldowns into Peak CPU Consumption

Investigation into whether work executing during the monthly peak could have been relocated to run at a different time is greatly aided by dynamic navigation and context-sensitive drilldown capabilities. This example drills down into the Batch workload to identify the top CPU consuming address spaces during the interval of interest.

Dynamic Drilldowns into Peak CPU Consumption

CPU Consumption by WLM Importance Level

CPU Consumption by WLM Importance Level

Another approach that can be helpful in analyzing work executing during monthly peak intervals is to drill down to identify work executing in lower WLM importance levels. This example identifies top CPU address spaces executing in WLM importance level 4 during the selected interval.

No-obligation MLC Reduction Assessment

Software costs consistently dominate the budget for mainframe installations of which processor cache efficiency can have a significant role in reducing. However, according to our recent survey, 88% of sites have not optimized their processor cache utilization. Get in touch with one of our experts to determine if your site has potential MLC savings.

Flexible Deployment and Monitoring

On Premise

Install the software on premise and use it offline

In the Cloud

The Cloud based deployment can be accessed from everywhere in the world and is easy to share with colleagues,

Add On Services

Get help with the deployment and the management of the software

Areas Supported by IntelliMagic Vision for z/OS

Systems, Processors & MLC

Systems, Processors & MLC

Continual visibility into how the z/OS systems infrastructure is handling your workloads helps you improve performance and protect availability.
Learn More
Db2, CICS, WebSphere, TCP/IP & MQ

Db2, CICS, WebSphere, TCP/IP & MQ

Unprecedented visibility into the extensive metrics provided by critical z/OS subsystems to enhance availability and analyze performance.
Learn More
Disk, Tape & Virtual Tape

Disk, Tape & Virtual Tape

Industry-leading visibility and expertise to analyze and proactively identify potential I/O issues in your disk and virtual tape and replication architectures.
Learn More

Start a Free Trial, Schedule a Demo, or Request Pricing or Product Info